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dent of the choice of w provided we choose w great enough, say w 2 16 . A change in S will basically move the curves only up and down; it will not affect the positions of their minima.
We notice again that increasing the bit size will decrease the optimal choice of a. Comparing Figs. 6 and 10 we see that content addressable memories should have smaller branching ratios than random-access memories. For bl = 4, which s:ems a reasonable figure, the optimal choice of a is 4.
V. CONCLUSION
We have presented a general method for analyzing the cost and performance of recursively defined VLSI structures. Parameters of any such structure may be optimized with respect to time, area, or some combination of the two. While we have chosen the area-time product, it is clear that some other choice may be appropriate for any given application,
The results of this study indicate that as more processing is available in each module at level zero, the optimal value of a will decrease. A system with a = 4 would seem to be appropriate for memories in which substantial processing is comirlgled with storage.
Very general arguments were used to generate the basic recursive structure. For that reason it appears that a very large fraction of VLSI computing structures will be designed in this way. We have discussed two examples, one in whick. the basic elements were bits of storage, and one with worcs of storage at the lowest level. They gave rise to rather different recursive structures. The way in which their area and time measures were established should make it clear how to apply these techniques to other recursively defined computing structures.
Delay-Time Optimization for Driving and Sensing of Signals on High-Capacitance Paths of VLSI Systems
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Abstract-Transmission of signals on large capacitance paths in a VLSI system may result in substantial degradation of the overall system performance.
In this paper minimization of the delay timer. associated with driving and sensing signals from large capacitance paths by optimizing the fan-out factor of the driver stages, the gain of the input sensing stages, and the path voltage swing are examined. Examples of driving signals on a high capacitance path with two driving schemes are: a push-pull depletion-load driver chain and a fixed dr: ver; and of sensing signals with two sensing schemes: a single-ended dcpletion-load inverter input stage and a balanced regenerative strc'bed latch are presented. We conclude that minimum delay time is achiwed when the delay times of the successive stages of the driver chain, the high capacitance path, and the input sensing stage are comparable.
I. INTRODUCTION HE OVERALL PERFORMANCE of VLSI systems may be seriously degraded if signals need to be transmitted from one part to other parts in the system across large capacitance paths [l] . This large fan-out situation often occurs in the case of control drivers that are required to drive a large number of inputs to memory cells or logic-function blocks across axhip, or in the case of sensing stored information from small cells of large memory arrays. A similar and even more serious problem is driving wires which go off the silicon chip to other chips or input and output devices. In such cases, the Fig. 1 . Driver chain driving a high capacitance load C,.
ratio of the capacitance that must be driven t o the inherent capacitance of a gate circuit on the chip is often many orders of magnitude, causing a serious delay and degradation of system performance.
In this paper we examine, in general terms, optimum means of minimizing the delay time associated with transmitting information on large capacitance paths. In Section 11, we analyze the driving of capacitive loads in the minimum possible time. In Section 111, we examine the driving and sensing circuits with minimum possible delay times. In Section IV, we consider the sensing of signals on large capacitance lines driven by fixed sources.
The general guidelines for designing the driver and sensing circuits of signals on high capacitance paths for minimum delay time are summarized in Section IV.
DRIVING LARGE CAPACITIVE LOADS
Consider how we may drive a capacitive load C , in the minimum possible time. Let us assume we are starting with a signal V i at the input of an elementary driver of input capacitance CG. The elementary driver can be a simple static inverter or a dynamic clocked driver. Define the ratio of the load capacitance to the input capacitance CL/C, as Y. It seems intuitively clear that the optimum way to drive a large capacitance is t o use the elementary driver to drive a larger driver and that larger driver to drive a still larger driver until at some point the larger driver is able to drive the load capacitance directly, as shown in Fig. 1 . Let the delay time associated with the elementary driver driving a similar driver be T D~. Thus the delay associated with the elementary driver driving a larger driver by a factor f is f r~~. If N such stages are used, each larger than the previous by a factor f, then the total delay of the driver chain Tch is given by Tch = -NfTDF.
(1) Also, the capacitance ratio Y is related to N and f by
Substituting ( 2 ) into (1) Thus the total delay is always proportional to In Y as a result of the exponential growth in successive stages of the driver.
The multiplicative factor flln (f) is plotted as a function off in Fig. 2 normalized to its minimum value e. Total delay time is minimized when each stage is larger than the previous one by a factor of e , the base of natural logarithms. Minimum total delay Tch/min is given by
6'o r------n The minimum of the driver-chain delay in Fig. 2 is rather broad with a relatively small delay-time penalty for fan-out factor f above e .
111. DRIVING AND SENSING SIGNALS ON LARGE CAPACITANCE LINES Consider how we may minimize the time to transfer a signal through a high capacitance line by optimizing the driver circuit at one end of the line and the input sensing circuit at the other end of the line. It has been shown previously that a driver chain can be optimized to minimize the delay time required to drive the line capacitance CL. We will consider below the implications of optimizing the input sensing circuit with the driver circuit by examining the effect of the gain of the input stage and the line voltage swing on the total delay time of signal transmission on the high capacitance path.
In Fig. 3 the driver is made of a driver chain as described in Section 11, where the voltage swing is equal to the supply voltage, and an output driver that drives the large capacitance line with a voltage swing equal to Vi. The input stage senses the signal at the other end of the line and generates an output voltage Vo equal to the supply voltage. The input stage can be a single-ended circuit or a differential regenerative or nonregenerative circuit. The gain of the input stage G is defined as
The delay associated with the input stage sensing ri is a function of the input voltage swing Vi required to generate V, at the output, i.e., it is a function of the input-stage gain For smaller V i , the input stage sensing delay 7i is large] as shown in Fig. 4 . The functional relationship can be written as
where ro is the characteristic transit time of the technology where CD is the input capacitance of the output driver. The minimum possible driver-chain delay, as shown in Section 11, is given by If the input-stage circuit configuration is such that the input voltage Vi is sampled and it is then clocked to amplify Vi to V,, the total delay time 7 D is approximately equal t o ':he driver-chain delay rch plus the delay associated with driving the large capacitance line 7 L plus the input stage sensing delay ri r D = r& f 7 L f Ti.
( 1 3 ) As shown in Appendix A, the above sum previously given still represents approximately 7 D for other input circuit configurations if rL 2 7 i . Substituting in (1 3), we get An optimum value of CD results by putting the partial derivative ( a i -D / a c D ) = 0, and is given by Substituting in (13),
The first term in (16) represents the delay in the driver chain 7ch and the output driver 7L and is less than the delay 7ch in (4), as the signal swing on the output lines is reduced by the gain Vo/Vi. Thus, the optimum output driver delay is equal to the delay per stage of the driver chain. The delay times are plotted in Fig. 4 versus Vi.-By equating the partial derivative (aTD/aVi) = 0, we get the optimum swing Vilmin of the line for minimum delay time rD which defines Vilrnin and by substituting in (16) results in the minimum possible delay rDlmin for transferring a signal on such a high capacitance path.
The input-stage delay 71 in (6) can be written as a monotonic function of the gain G defined in (5)
The total delay time in (1 7) can also be written as a function of the gain G
The dependence of ri, (7ch f r L ) and TD on the gain G is illustrated in Fig. 4 . If the input-stage circuit configuration is such that (20) then ( stage, which is limited by the characteristic transit time of the technology ro . The minimum delay time occurs at where rilmin is independent of the ratio of load capacitance t o gate capacitance (CL/CG). The minimum possible delay rDlmin for transferring the signal through the high capacitance path is given by
We consider below two numerical examples of a single-ended depletion-load-inverter input stage and a differential regenerative strobed-latched input stage.
A. Depletion-Load-Inverter Input Stage
For the depletion-load MOS inverter input stage in Fig. 5 , the input-output characteristics for different aspect ratios are shown in Fig. 6 . The gain of the stage is given [ 2 ] by where r is the aspect ratios of the load and pull-down transitors and K is a constant given by where a is the body factor = d m / C o x ) Assuming the voltage swing on the high capacitance path is between Vth and Vi, the delay times for thle depletion-loadinverter input stage reduce to In Fig. 7 ri, In Fig. 7 gain by a factor of 3 from the optimum value increases the total delay time 7-D by about 50 percent. Irrespective of the line-to-gate capacitance cL/cG, the minimum transmission delay time rD on the large capacitance line is achieved with a driver-chain fan-out f equal to e and an input stage of sensing delay ri, half the delay per stage of the driver chain (erDr).
B. Strobed-Latch Input Stage
For the strobed-latch input stage in Fig. 8 The total delay time has a minimum at
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where the delay times are given by Similarly, in this case the increase in the total delay time rD for a voltage swing on the high capacitance path larger than the optimum value is rather small. Also, minimum transmission delay rD across the high capacitance path is achieved with a sensing delay 7i of the input stage comparable t o the delay per stage of the driver chain e 7~~.
IV. SENSING SIGNALS ON LARGE CAPACITANCE LINES
In many cases, the driver circuit at one end of the line is limited by constraints that limit the driver optimization previously discussed. Such cases are often encountered in sensing signals from small cells of large memory arrays. We consider below how we may minimize the total delay time of signal transmission on a high capacitance path with a fixed drive source: at one end by optimizing the gain of the input stage and the line voltage swing.
In Fig. 10 , the output driver is represented by a fixed CUTrent source Io which drives the large capacitance line CL with a voltage swing equal to Vi. The input stage senses the input signal at the other end of the line and generates an output voltage Vo equal to the supply voltage. The total transmission delay time 7 D in this case is equal to the sum of the sensing delay time 7i of the input stage and the line delay time rL associated with the charging and discharging of the line capacitance CL. Using (7) and ( The minimum delay time T~l~i~ for transferring the signal across the high capacity path is given by
We consider below two numerical examples for a singleended depletion-load-inverter input stage and a differential regenerative strobed-latch input stage.
A. Depletion-Load-Inverter-Input Stage input delay time is given by
For the depletion-load-inverter input stage in Fig. 6 , the
(37)
Assuming the voltage swing on the high capacitance line CL is between Vi and vth, the total delay time y D reduces to
In Fig. 1 1, 7i, In, Eyig. 1 1, a minimum of T D at 22 ns exists at an input voltage svirig of 0.6 V, which is about a factor of 5 less than the deliy time! T D with full supply voltage swing. The minimum dehy time is achieved with the input-stage delay time ri equal to half the line delay time rL .
B. ,Strobed-Latch Input Stage
Flor the strobed-latch input stage with an optimum latching waveform and no off-side conduction, the total delay time is given by The delay times are plotted in Fig. 12 for a strobed input latch with the following parameters: delay ri of the input stage is comparable to the line delay time rL .
V. CONCLUSIONS We have examined how to minimize the delay time associated with the transmission of signals across large capacitance paths by optimizing the driving and sensing circuits. In our analysis we have considered the design of the driver and sensing circuits in general terms by optimizing the fan-out of the driver-stages chain, the gain of the input sensing circuit, and the path voltage swing.
For driving large capacitive loads, we have found that the drive delay time of a chain of successive drivers has a broad minimum at a fan-out factor f around e, the base of the natural logarithms. The delay times of each stage of the driver chain are equal to erDr, where T D~ is the delay time of a driver driving a similar driver. This is a result of the exponential growth of the drive capabilities of the successive stages of the driver chain. At this minimum, the number of stages in the driver chain is equal to the natural logarithm of the load capacitance to the gate capacitance CL/CG. The minimum driver-chain delay time T,h is equal to the delay per stage of the driver chain erDr times the number of stages In (CL/CG). For fan-out factor f larger than e, the relative delay time penalty is relatively small.
Minimization of the total transmission time on a large capacitance path, in cases where the fan-out factor of the driver chain, the gain of the input sensing stage, and the path voltage swing can be optimized, have been examined. Minimum total delay is achieved with a driver chain of fan-out f equal to e and an input stage with an input sensing delay related t o the delay per stage of the driver chain according to the delay-time gain characteristic of the input stage. Irrespective of the ratio of the path-to-gate capacitance, the total delay time has a broad minimum for line voltage swings above the optimum swing, but a rather sharp minimum for input-stage gain above the optimum gain. For line voltage swings above the optimum value, the driver chain and line delay times are dominant and the total delay times increase logarithmically with the line voltage swing. Therefore, in such cases full supply voltage swing on the high capacitance line provides better noise immunity against interferring signals with a relatively small time penalty. Delay times for push-pull depletion-load-driver stages with a single-ended depletion-load-inverter input stage and with a balanced regenerative strobed latch have been analyzed. For a single-ended depletion-load-inverter input stage (delay time riaa' l/(gain)'), the minimum total delay is achieved with an input-stage delay ri equal t o one-half the delay per stage of the driver chain erDr. For a regenerative balanced strobedlatch input stage (delay time riad l/(gain)), minimum delay time occurs when the input-stage delay ri is comparable t o the delay per stage of the driver chain.
Minimization of the total transmission time on a large capacitance path in cases where the driver is fixed and the line voltage swing and the gain of the input stage can be optimized, have been presented. Cases of fixed drivers of large capacitance lines are encountered in sensing stored information from memory cells of large arrays. Minimum total delay is achieved with a line voltage swing and an input stage such that the line delay time is related to the input sensing delay according t o the delay-time gain characteristics of the input stage. For a single-ended depletion-load-inverter input stage (delay time riaa1 l/(gain)2), the minimum total delay is achieved at a line voltage swing and input-stage gain such that the input-stage delay time ri is half the line delay time rL. For a differential regenerative balanced strobed-latch input stage (delay time riaa' l/(gain)), the minimum total delay occurs when the input-stage delay ri is comparable t o the line delay time rL.
Deviations of the gain and line voltage swing by a factor of 2 from the minimum may increase the total delay time by as much as 75 percent for the examples considered in this paper.
In general, we may conclude that a minimum transmission time of signals in a system consisting of several stages is achieved when the delay times of the different stages are comparable. For the case of driving and sensing signals from large capacitance paths, minimum delay time is achieved when the delay times of the successive stages of the driver chain, the high capacitance path, and the input sensing stage are comparable.
APPENDIX A
The output of the input-stage circuit can be represented by a source voltage V, that corresponds to the amplified undelayed input voltage Vi to the stage and a delay ri provided by a simple RC circuit as shown in Fig. 13(a) . We show below that if the input-stage delay ri is less than the line delay rL , the total delay TD is approximately equal to the sum of the input stage delay ri and the line delay rL .
In Fig. 13(b) the responses of the input-stage equivalent circuit to a step, a ramp, and a sinusoidal input are shown. the latch-up time is, in general, larger. For any given initial imbalance Vi, there is an ideal latching waveform that minimizes the latch time [3] . The initial imbalance represents the sum of the real voltage imbalance and any threshold imbalance of the MOS crosscoupled transistor pair. The general shape of the optimum latching waveform is shown in Fig. 8 . It con-sistr; of an initial step followed by a ramp of gradually increasing slope to the final voltage value.
The internal latch nodes D and G are precharged t o Vo . The input voltage introduces an imbalance Vi on nodes D and G.
To minimize threshold imbalances and reduce power dissipation, the flip-flop load devices are turned off during latchllp. The latch-up waveform V,(t) can be selected such that no current flows through the off-side during latchup to maximize ihe final latched imbalance. However, coupling capacitances to the off-side lower its final voltage and lowers the conduction of the on transistor, thus increasing the latching time. The c~p-timum latching waveform [3] consists of two portions given by and VS(t) = vo + Vi" where vi -t / r for t < tSat 1 -t/T v t h --v t h {3 + exp [(t2f for Thus the total latch 71 is approximately inversely proportional to the initial unbalance Vi.
